An ultra-low-power frequency synthesizer targeted for IoT devices: Digital PLL achieves a power consumption of 0.265 mW

Scientists at Tokyo Tech have developed an advanced phase-locked loop (PLL)¹ frequency synthesizer that can drastically cut power consumption. This digital PLL could be an attractive building block for Bluetooth Low Energy (BLE) and other wireless technologies to support a wide range of Internet of Things (IoT) applications.

As a key building block of wireless communication systems, frequency synthesizers need to satisfy demanding requirements. Although analog PLL frequency synthesizers have been the standard for many years, engineers in the IoT industry are increasingly turning their attention to so-called digital PLLs (DPLLs) to achieve ultra-low power operation.

Kenichi Okada, associate professor at Tokyo Tech's Department of Electrical and Electronic Engineering and his group now report a fractional-N DPLL² that achieves a power consumption of only 265 microwatts(μW), a figure that is less than half the lowest power consumption achieved to date (980 μW). (Table 1)

The researchers found that overall power consumption could be greatly reduced by using an automatic feedback control system. "This automatic-switching feedback path consumes a power of 68 μW, which leads to a power consumption of 265 μW for the whole DPLL," Okada says.

The promising DPLL could go on to be used as a component for processors, memories and a vast new range of IoT devices that will be expected to be both cost-effective and eco-friendly by running on ultra-low power. Okada notes that early experiments show the DPLL could extend battery life by four times.

This paper is partially based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

This work is being presented in the Frequency Synthesizers session at the 2019 International Solid-State Circuits Conference (ISSCC), the world's leading annual forum on solid-state circuits and systems-on-a-chip.

• Press release "An ultra-low-power frequency synthesizer targeted for IoT devices: Digital PLL achieves a power consumption of 0.265 mW"
• Tinier and less power-hungry quantum atomic clock push toward intelligent IoT
• Gearing up for 5G: A miniature, low-cost transceiver for fast, reliable communications | Tokyo Tech News
• Tokyo Tech slashes power consumption in Bluetooth Low-Energy transceiver by more than half | Tokyo Tech News
• New 28-GHz transceiver paves the way for future 5G devices | Tokyo Tech News
• Ultra high-speed IC capable of wireless transmission of 100 gigabits per second in a 300 GHz band | Tokyo Tech News
• Speeding up adoption of 5G! Wireless transmission speeds of 120 Gbps achieved | Tokyo Tech News
• Kenichi Okada - Wiring the world wirelessly | Research Stories | Research
• Matsuzawa and Okada Laboratory won NE Analog Innovation Award | Electrical and Electronic Engineering News
• Okada Lab.
• Researcher Profile | Tokyo Tech STAR Search - Kenichi Okada
• Department of Electrical and Electronic Engineering, School of Engineering
• Latest Research News